Patent Application

Attorney Docket No.: 57941.000063

Client Reference No.: RA001.2003.2.C.US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Michael FARMWALD et al.

Group Art Unit: 2818

Appln. No.: 10/716,596

JAN 2 1 200

Examiner: Unassigned

November 20, 2003 Filed:

For: INTEGRATED CIRCUIT I/O USING

A HIGH PERFORMANCE BUS

TNTERFACE

Mail Stop Amendment

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with the duty under 37 C.F.R. § 1.56 of each individual associated with the filing and prosecution of the above-identified patent application (hereinafter, "associated information known to individuals") to disclose all individual to be material to patentability, Applicant(s) hereby cited listing (modified) PTO-1449 Form attached submits This submission is made in accordance with 37 references. C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609.

The cited references, while believed to be of relevance, are not necessarily considered to teach or suggest any aspect of the invention described and claimed in the aboveidentified patent application. Applicant(s) hereby expressly

Patent Application

Attorney Docket No.: 57941.000063

Client Reference No.: RA001.2003.2.C.US

reserves the right to swear behind the effective dates of any of the cited references. Applicant(s) further reserves the right to question the relevance, materiality, and/or prior art status of any of the cited references in whole, in part, or in combination, subsequent to the filing of this information disclosure statement. This information disclosure statement is also not to be construed as a representation that a search has, or has not, been conducted or that no better art exists. Rather, this information disclosure statement discloses only the best references of which the associated individuals are aware.

The Examiner is respectfully requested to consider each of the cited references, to indicate such consideration by initialing in the space provided next to each cited reference on the enclosed Form PTO-1449 (modified), to sign the initialed Form PTO-1449 (modified), and to return a copy of the same with the next communication to the Applicant(s).

In accordance with 37 C.F.R. § 1.98(a), only copies of the cited references which are not U.S. patents or U.S. patent application publications are being submitted herewith. However, copies of the cited references which are U.S. patents or U.S. patent application publications will be submitted at the request of the Examiner. In considering these cited references, it may be noted by the Examiner that certain of the references may

Patent Application Attorney Docket No.: 57941.000063 Client Reference No.: RA001.2003.2.C.US

contain markings, underlinings, and/or other notations. These markings, underlinings, and/or other notations are not to be construed as drawing the Examiner's attention either to selected parts or away from other parts of these cited references. Any such markings were either present on the copies of these cited references when obtained by the associated individuals, or were made thereon during the study of these cited references by the associated individuals.

In accordance with 37 C.F.R. § 1.97(b), this information disclosure statement is being filed (i) within three months of the filing date of the above-identified patent application; (ii) within three months of the date upon which the above-identified patent application entered the national stage as set forth in 37 C.F.R. § 1.491; (iii) before the mailing date of a first Office above-identified patent the for merits on the Action application; or (iv) before the mailing date of a first Office Action after the filing of a request for continued examination under 37 C.F.R. § 1.114. Accordingly, no statement or fee is required.

Please charge any shortage in fees due in connection with the filing of this communication to Deposit Account No. 50-0206, and please credit any excess fees to such deposit account.

Patent Application

Attorney Docket No.: 57941.000063

Client Reference No.: RA001.2003.2.C.US

Respectfully submitted,

Hunton & Williams LLP

Thomas E. Anderson

Registration No. 37,063

TEA/sdw

Hunton & Williams LLP 1900 K Street, N.W.

Washington, D.C. 20006-1109

Telephone: (202) 955-1500 Facsimile: (202) 778-2201

Date: January 21, 2005

| FORM | PTO-1449 |
|-------------|----------|
| (REV. 7 | 7-80) |

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.: SERIAL NO.: 57941.000063 10/716,596 INVENTOR'S NAME: **EXAMINER:** Michael FARMWALD et al. Unassigned

| LIST OF MATERIALS | CITED BY | APPLICANT |
|-------------------|----------|-----------|
|-------------------|----------|-----------|

FILING DATE: November 20, 2003

GROUP: 2818

(Use several sheets if necessary)

U.S. PATENT DOCUMENTS

| St. at | 5/ | | | | | | |
|-------------|-------|--------------------|------------|------------------|-------|----------|-------------|
| *EXAMINEDE | | DOCUMENT NUMBER | DATE | NAME | CLASS | SUBCLASS | FILING DATE |
| | 1. | 4360870 | 11/23/1982 | McVey | | | |
| | 2. | 4379222 | 04/05/1983 | Hayter et al. | | " | |
| | 3. | 4394753 | 07/19/1983 | Penzel | | | 1.20 |
| | 4. | 4494021 | 01/15/1985 | Bell et al. | | | |
| | 5. | 4506348 | 03/19/1985 | Miller | | | |
| | 6. | 4513372 | 04/23/1985 | Ziegler et al. | | | |
| | 7. | 4520465 | 05/28/1985 | Sood | | | |
| | 8. | 4562435 | 12/31/1985 | McDonough et al. | | | |
| | 9. | 4597019 | 06/24/1986 | Nishimoto et al. | | | |
| | 10. | 4628489 | 12/09/1986 | Ong | | | |
| | 11. | 4637018 | 01/13/1987 | Flora | | | |
| | 12. | 4688197 | 08/18/1987 | Novak et al. | | | |
| | 13. | 4754433 | 06/28/1988 | Chin et al. | | | |
| | 14. | 4755937 | 07/05/1988 | Glier | | | |
| | 15. | 4785428 | 11/15/1988 | Bajwa | | | |
| | . 16. | 4789960 | 12/06/1988 | Willis | | | |
| | 17. | 4811364 | 03/07/1989 | Sager et al. | | | |
| | 18. | 4849937 | 07/18/1989 | Yoshimoto | | | |
| | 19. | 4941128 | 07/10/1990 | Wada | | | |
| | 20. | 5001672 | 03/19/1991 | Ebbers | | | |
| | 21. | 5006982 | 04/09/1991 | Ebersole et al. | | | |
| | 22. | 5134699 | 07/28/1992 | Aria et al. | | | |
| | 23. | 5173617 | 12/22/1992 | Alsup et al. | | | |
| | | | | | | | |

FOREIGN PATENT DOCUMENTS

| | | DOCUMENT NUMBER | DATE | COUNTRY | CLASS AND SUBCLASS | TRANSLATION PROVIDED | |
|--------------|-----|-----------------|------------|---------|-----------------------|-------------------------|----|
| | | | | | | Yes | No |
| . | 24. | 02197553 | 05/18/1988 | GB | <u></u> | | |
| | 25. | 63217452 | 09/09/1988 | JP | | | |
| | 26. | 63239676 | 10/05/1988 | JP | | | |
| | 27. | 6443894 | 02/16/1989 | JР | · | | 1 |

EXAMINER

DATE CONSIDERED

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Page 2 of 3

| FORM PTO-14 | | U.S. DEPARTMENT OF COMMERCE | ATTY. DOCKET NO.: | SERIAL NO.: | |
|-------------|--------------|--------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|---------------------------------------|--|
| (REV. 7-80) | J | PATENT AND TRADEMARK OFFICE | 57941.000063 INVENTOR'S NAME: | 10/716,596 EXAMINER: | |
| | LIST O | F MATERIALS CITED BY APPLICANT | Michael FARMWALD et al. | Unassigned | |
| | | | FILING DATE: | GROUP: | |
| | | (Use several sheets if necessary) | November 20, 2003 | 2818 | |
| | | OTHER MATERIALS (Including Author, Tit | tle, Date, Pertinent Pages, Etc.) | | |
| | 28. | ALNES, Norsk Data Report, 11/10/1988, SCI: A P | roposal For | | |
| | 29. | Gustavson, David B., 11/28/1988, SCI-C [1 and S0 | | | |
| | 30. | Gustavson, David B. et al, 08/22/1988, SCIA [I an | d SCI 2], The Scalable Col | herent Interface | |
| | | Project (Superbus), Draft | | | |
| | 31. | Johnson, Mark G; Hudson, Edwin L., IEEE Journa | l of Solid-State Circuits, V | ol. 23, No. 5, | |
| | · | 10/00/1988, Johnson (IEEE 10/88), A Variable Del | lay Line PLL For CPU- Co | processor | |
| | | Synchronization 171072 001 P | | | |
| | 32. | Intel, Intel Publication Number 171873-001 Rev. A | • | tasheet, Intel | |
| | 22 | iAPX43202 VLSI General Data Processor Data Sh | | -b-cat Total | |
| | 33. | Intel, Intel Publication Number 17 1874-001 Rev. A iAPX43203 VLSI Interface Processor Data Sheet | A, 1981, 1APA432 IF Data | sneet, mier | |
| | 34. | Numata, K. et. al., IEEE Journal of Solid State Circ | ouite vol 24 No 4 no 900 | n_904_08/00/1989 | |
| ! |] " | New Nibbled -Page Architecture for High Density | | J-704, 00/00/1707, | |
| | 35. | Peigrom, M. et al., ESSCIRC Dig. Tech. Papers, pp | | Khit Variable | |
| | 7 | Length Shift Register for Digital Audio Application | | Non various | |
| | 36. | | Poon, T. C., et al., IEEE Journal of Solid State Circuits, Vol. SC-22, No. 3, pp. 491-494, 1987, A | | |
| | | CMOS DRAM-Controller Chip Implementation | batto, 1011.00 ==, , F. | , , , , , , , , , , , , , , , , , , , | |
| | 37. | Watanabe, S. et. al., IEEE Journal of Solid State Ci | ircuits, vol. 24 No. 3, p. 76 | 3, 06/00/1982, An | |
| | | Experimental 16-Mbit CMOS DRAM Chip with a | 100-MHz Serial Read/Wri | te Mode | |
| | 38. | Schanke, Morten, 05/05/1989, SCIB [1 and SCI 2] |], Proposal for Clock Distri | ibution in SCI | |
| | 39. | JEDEC, JC 42.3 Committee On MOS Memories, 0 | | | |
| | 1-52 | 42.3 Committee On MOS Memories w/Attachmen | t L (Proposal) | | |
| | 40. | JEDEC, JC 42.3 Committee On Mos Memories, 12 | | ting No. 48 JC 42.3 | |
| | | Committee On MOS Memories WI Attachment L | | | |
| | 41. | JEDEC, JC 42.3 Committee On 09/12/1989, Minut | tes of Meeting No. 51 JC 4 | 2.3 MOS | |
| | | Memories Committee On MOS Memories | | | |
| | 42. | JEDEC, JC 42.3 Committee On MOS Memories, 1 | | eeting No. 52 JC | |
| | | 42.3 Committee On MOS Memories w/Attachmen | | | |
| | 43. | Emmerson et al., IEEE MICRO, 12/00/1984, Fault | | | |
| | 44. | Gelsinger et al., IEEE Spectrum October 1989, Mic | | | |
| | 45. | Patterson, David A. et al., Morgan Kaufmaim Publ | | , CA 1996, | |
| | | Computer Architecture A Quantitative Approach (| | | |
| | 46. | Sawada, Kazuhiro et al., IEEE 1988 Custom Integr | | 1988, A 72K | |
| | ļ <u>.</u> | CMOS Channelless Gate Array With Embedded 1 | | | |
| | 47. | Sutherland, Ivan E., Communications of the ACM, | , June 1989, Volume 32, N | umber 6, | |
| | <u> </u> | Micropipelines | - : : : : : : : : : : : : : : : : : : : | | |
| | 48. | Lidington, Gary P., Digital Technical Journal, No. | 7, August 1988, pp. /9-86 | , Overview of the | |
| 52444DIED | | MicroVAX 3 500/3600 Processor Module DATE CONSID | DEBED | | |
| EXAMINER | | | | | |
| *EXAMINER: | Initial if r | reference considered, whether or not citation is in conformance w | with MPEP 609; Draw line throug | gh citation if not in | |

conformance and not considered. Include copy of this form with next communication to applicant.

Page 3 of 3

| FORM PTO-1449 | Į | U.S. DEPARTMENT OF COMMERCE | ATTY. DOCKET NO.: | SERIAL NO.: | | |
|---------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|--------------------------------------------------------------|-----------------------------------------|-----------------------|--|--|
| (REV. 7-80) | F | PATENT AND TRADEMARK OFFICE | 57941.000063 | 10/716,596 | | |
| , | | | INVENTOR'S NAME: | EXAMINER: | | |
| Li | IST O | F MATERIALS CITED BY APPLICANT | Michael FARMWALD et al. | Unassigned | | |
| | | | FILING DATE: | GROUP: | | |
| | | (Use several sheets if necessary) | November 20, 2003 | 2818 | | |
| | | OTHER MATERIALS (Including Author | , Title, Date, Pertinent Pages, Etc.) | | | |
| | 49. | Lidington, Gary P., Digital Technical Journal, ? | No. 7, August 1988, pp. 79-86, | Overview of the | | |
| | | MicroVAX 3500/3600 Processor Module | , , , , , , , , , , , , , , , , , , , , | | | |
| | 50. | Copy of Hynix's Amended Supplemental Revis | | tentions | | |
| | 51. | PATTERSON et al., Computer Architecture A | Quantitative Approach | | | |
| | 52. | JOHNSON et al., Session XI: High Speed Logi | | | | |
| | | Loop for CPU-Coprocessor Synchronization, IS | | 18, 1988, | | |
| Continental Ballroom 6, 10:00 AM, pp. 142-143, 334 and 336 | | | | | | |
| | 53. JEONG et al., Design of PLL-Based Clock Generation Circuits, IEEE Journal of Solid- | | | | | |
| | | Circuits, Vol. SC-22, No. 2, April 1987, pp. 25 | | | | |
| 54. GigaBit Logic, GaAs IC Data Book & Designer's Guide, May 1988, pp. 1.1-10.3 | | | | | | |
| | 55. | Intel, Iapx 432 Interconnect Architecture Refer | | | | |
| | | | | - | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| EXAMINER | | DATE COI | NSIDERED | | | |
| *EXAMINER: Init | ial if re | eference considered, whether or not citation is in conforman | ice with MPEP 609; Draw line through | gh citation if not in | | |
| | | idered. Include copy of this form with next communication | | | | |